

# ANNA UNIVERSITY, CHENNAI

AFFILIATED INSTITUTIONS

**R- 2009**

CURRICULUM I SEMESTER (FULL TIME)

M.E. APPLIED ELECTRONICS

SEMESTER I

SL. NO	COURSE CODE	COURSE TITLE	L	T	P	C
<b>THEORY</b>						
1	MA9217	<a href="#">Applied Mathematics for Electronics Engineers</a>	3	1	0	4
2	AP9211	<a href="#">Advanced Digital Signal Processing</a>	3	0	0	3
3	AP9212	<a href="#">Advanced Digital System Design</a>	3	0	0	3
4	VL9212	<a href="#">VLSI Design Techniques</a>	3	0	0	3
5	AP9213	<a href="#">Advanced Microprocessors and Micro Controllers</a>	3	0	0	3
	E1	Elective I	3	0	0	3
<b>PRACTICAL</b>						
6	AP9217	<a href="#">Electronics Design Lab I</a>	0	0	4	2
<b>TOTAL</b>			<b>18</b>	<b>1</b>	<b>4</b>	<b>21</b>

## LIST OF ELECTIVES

M.E. APPLIED ELECTRONICS

SL. NO	COURSE CODE	COURSE TITLE	L	T	P	C
1	AP9251	<a href="#">Digital Image Processing</a>	3	0	0	3
2	AP9252	<a href="#">Neural Networks and Its Applications</a>	3	0	0	3
3	AP9253	<a href="#">ROBOTICS</a>	3	0	0	3
4	VL9211	<a href="#">DSP Integrated Circuits</a>	3	0	0	3
5	VL9261	<a href="#">ASIC Design</a>	3	0	0	3
6	AP9260	<a href="#">Design and Analysis of Algorithms</a>	3	0	0	3
7	NE9251	<a href="#">Reliability Engineering</a>	3	0	0	3
8	AP9256	<a href="#">Electromagnetic Interference and Compatibility in System Design</a>	3	0	0	3
9	CP9212	<a href="#">High Performance Computer Networks</a>	3	0	0	3
10	AP9258	<a href="#">RF system Design</a>	3	0	0	3
11	VL9252	<a href="#">Low Power VLSI Design</a>	3	0	0	3
12	VL9253	<a href="#">VLSI Signal Processing</a>	3	0	0	3
13	VL9254	<a href="#">Analog VLSI Design</a>	3	0	0	3
14	VL9221	<a href="#">CAD for VLSI Circuits</a>	3	0	0	3
15	AP9259	<a href="#">Hardware Software Co-design</a>	3	0	0	3
16		Special Elective	3	0	0	3



**UNIT II SPECTRAL ESTIMATION 9**

Estimation of spectra from finite duration signals, Nonparametric methods - Periodogram, Modified periodogram, Bartlett, Welch and Blackman-Tukey methods, Parametric methods – ARMA, AR and MA model based spectral estimation, Solution using Levinson-Durbin algorithm

**UNIT III LINEAR ESTIMATION AND PREDICTION 9**

Linear prediction – Forward and Backward prediction, Solution of Prony's normal equations, Least mean-squared error criterion, Wiener filter for filtering and prediction, FIR and IIR Wiener filters, Discrete Kalman filter

**UNIT IV ADAPTIVE FILTERS 9**

FIR adaptive filters – adaptive filter based on steepest descent method- Widrow-Hopf LMS algorithm, Normalized LMS algorithm, Adaptive channel equalization, Adaptive echo cancellation, Adaptive noise cancellation, RLS adaptive algorithm.

**UNIT V MULTIRATE DIGITAL SIGNAL PROCESSING 9**

Mathematical description of change of sampling rate – Interpolation and Decimation, Decimation by an integer factor, Interpolation by an integer factor, Sampling rate conversion by a rational factor, Polyphase filter structures, Multistage implementation of multirate system, Application to subband coding – Wavelet transform

**TOTAL: 45 PERIODS**

**REFERENCES:**

1. Monson H. Hayes, 'Statistical Digital Signal Processing and Modeling', John Wiley and Sons, Inc, Singapore, 2002
2. John J. Proakis, Dimitris G. Manolakis, : Digital Signal Processing', Pearson Education, 2002
3. Rafael C. Gonzalez, Richard E. Woods, " Digital Image Processing", Pearson Education Inc., Second Edition, 2004 (For Wavelet Transform Topic)

**AP9212**

**ADVANCED DIGITAL SYSTEM DESIGN**

**L T P C  
3 0 0 3**

**UNIT I SEQUENTIAL CIRCUIT DESIGN 9**

Analysis of clocked synchronous sequential circuits and modeling- State diagram, state table, state table assignment and reduction-Design of synchronous sequential circuits- design of iterative circuits-ASM chart and realization using ASM

**UNIT II ASYNCHRONOUS SEQUENTIAL CIRCUIT DESIGN 9**

Analysis of asynchronous sequential circuit – flow table reduction-races-state assignment-transition table and problems in transition table- design of asynchronous sequential circuit-Static, dynamic and essential hazards – data synchronizers – mixed operating mode asynchronous circuits – designing vending machine controller

**UNIT III FAULT DIAGNOSIS AND TESTABILITY ALGORITHMS 9**  
Fault table method-path sensitization method – Boolean difference method-D algorithm  
-Tolerance techniques – The compact algorithm – Fault in PLA – Test generation-DFT  
schemes – Built in self test

**UNIT IV SYNCHRONOUS DESIGN USING PROGRAMMABLE DEVICES 9**  
Programming logic device families – Designing a synchronous sequential circuit using  
PLA/PAL – Realization of finite state machine using PLD – FPGA – Xilinx FPGA-Xilinx  
4000

**UNIT V SYSTEM DESIGN USING VHDL 9**  
VHDL operators – Arrays – concurrent and sequential statements – packages- Data flow  
– Behavioral – structural modeling – compilation and simulation of VHDL code –Test  
bench - Realization of combinational and sequential circuits using HDL – Registers –  
counters – sequential machine – serial adder – Multiplier- Divider – Design of simple  
microprocessor

**TOTAL : 45 PERIODS**

**REFERENCES:**

1. Charles H.Roth Jr “Fundamentals of Logic Design” Thomson Learning 2004
2. Nripendra N Biswas “Logic Design Theory” Prentice Hall of India,2001
3. Parag K.Lala “Fault Tolerant and Fault Testable Hardware Design” B S  
Publications,2002
4. Parag K.Lala “Digital system Design using PLD” B S Publications,2003
5. Charles H Roth Jr.”Digital System Design using VHDL” Thomson learning, 2004
6. Douglas L.Perry “VHDL programming by Example” Tata McGraw.Hill - 2006

**VL9212**

**VLSI DESIGN TECHNIQUES**

**L T P C**  
**3 0 0 3**

**UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY 9**  
NMOS and PMOS transistors, Threshold voltage- Body effect- Design equations-  
Second order effects. MOS models and small signal AC characteristics. Basic CMOS  
technology.

**UNIT II INVERTERS AND LOGIC GATES 9**  
NMOS and CMOS Inverters, Stick diagram, Inverter ratio, DC and transient  
characteristics , switching times, Super buffers, Driving large capacitance loads, CMOS  
logic structures , Transmission gates, Static CMOS design, dynamic CMOS design.

**UNIT III CIRCUIT CHARACTERIZATION AND PERFORMANCE ESTIMATION 9**  
Resistance estimation, Capacitance estimation, Inductance, switching characteristics,  
transistor sizing, power dissipation and design margining. Charge sharing .Scaling.

**UNIT IV VLSI SYSTEM COMPONENTS CIRCUITS AND SYSTEM LEVEL PHYSICAL DESIGN 9**

Multiplexers, Decoders, comparators, priority encoders, Shift registers. Arithmetic circuits – Ripple carry adders, Carry look ahead adders, High-speed adders, Multipliers. Physical design – Delay modelling ,cross talk, floor planning, power distribution. Clock distribution. **Basics of CMOS testing.**

**UNIT V VERILOG HARDWARE DESCRIPTION LANGUAGE 9**

Overview of digital design with Verilog HDL, hierarchical modeling concepts, modules and port definitions, gate level modeling, data flow modeling, behavioral modeling, task & functions, Test Bench.

**TOTAL : 45 PERIODS**

**REFERENCES:**

1. Neil H.E. Weste and Kamran Eshraghian, Principles of CMOS VLSI Design, Pearson Education ASIA, 2<sup>nd</sup> edition, 2000.
2. John P.Uyemura “Introduction to VLSI Circuits and Systems”, John Wiley & Sons, Inc., 2002.
3. Samir Palnitkar, “Verilog HDL”, Pearson Education, 2<sup>nd</sup> Edition, 2004.
4. Eugene D.Fabricius, “Introduction to VLSI Design”, McGraw Hill International Editions, 1990.
5. J.Bhasker, B.S.Publications, “A Verilog HDL Primer”, 2<sup>nd</sup> Edition, 2001.
6. Pucknell, “Basic VLSI Design”, Prentice Hall of India Publication, 1995.
7. Wayne Wolf “Modern VLSI Design System on chip. Pearson Education.2002.

**AP9213 ADVANCED MICROPROCESSORS AND MICROCONTROLLERS L T P C  
3 0 0 3**

**UNIT I MICROPROCESSOR ARCHITECTURE 9**

Instruction Set – Data formats –Addressing modes – Memory hierarchy –register file – Cache – Virtual memory and paging – Segmentation- pipelining –the instruction pipeline – pipeline hazards – instruction level parallelism – reduced instruction set –Computer principles – RISC versus CISC.

**UNIT II HIGH PERFORMANCE CISC ARCHITECTURE – PENTIUM 9**

CPU Architecture- Bus Operations – Pipelining – Branch predication – floating point unit- Operating Modes –Paging – Multitasking – Exception and Interrupts – Instruction set – addressing modes – Programming the Pentium processor.

**UNIT III HIGH PERFORMANCE RISC ARCHITECTURE – ARM 9**

Organization of CPU – Bus architecture –Memory management unit - ARM instruction set- Thumb Instruction set- addressing modes – Programming the ARM processor.



**UNIT I DIGITAL IMAGE FUNDAMENTALS 9**

Elements of digital image processing systems, Vidicon and Digital Camera working principles, Elements of visual perception, brightness, contrast, hue, saturation, Mach Band effect, Image sampling, Quantization, Dither, Two dimensional mathematical preliminaries.

**UNIT II IMAGE TRANSFORMS 9**

1D DFT, 2D transforms - DFT, DCT, Discrete Sine, Walsh, Hadamard, Slant, Haar, KLT, SVD, Wavelet transform.

**UNIT III IMAGE ENHANCEMENT AND RESTORATION 9**

Histogram modification, Noise distributions, Spatial averaging, Directional Smoothing, Median, Geometric mean, Harmonic mean, Contraharmonic and Yp mean filters . Design of 2D FIR filters. Image restoration - degradation model, Unconstrained and Constrained restoration, Inverse filtering-removal of blur caused by uniform linear motion, Wiener filtering, Geometric transformations-spatial transformations, Gray Level interpolation. .

**UNIT IV IMAGE SEGMENTATION AND RECOGNITION 9**

Image segmentation - Edge detection, Edge linking and boundary detection, Region growing, Region splitting and Merging, Image Recognition - Patterns and pattern classes, Matching by minimum distance classifier, Matching by correlation., Neural networks-Backpropagation network and training, Neural network to recognize shapes.

**UNIT V IMAGE COMPRESSION 9**

**Need for data compression, Huffman, Run Length Encoding, Shift codes, Arithmetic coding, Vector Quantization, Block Truncation Coding, Transform coding, JPEG standard, JPEG 2000, EZW, SPIHT, MPEG.**

**TOTAL: 45 PERIODS****REFERENCES:**

1. Rafael C. Gonzalez, Richard E. Woods, " Digital Image Processing", Pearson Education, Inc., Second Edition, 2004
2. Anil K. Jain, "Fundamentals of Digital Image Processing", Prentice Hall of India, 2002.
3. Rafael C. Gonzalez, Richard E. Woods, Steven Eddins," Digital Image Processing using MATLAB", Pearson Education, Inc., 2004.
4. D.E. Dudgeon and R.M. Mersereau, "Multidimensional Digital Signal Processing", Prentice Hall Professional Technical Reference, 1990.
5. William K. Pratt, " Digital Image Processing", John Wiley, New York, 2002.
6. Milan Sonka et al, "Image Processing, Analysis and Machine Vision", Brookes/Cole, Vikas Publishing House, 2nd edition, 1999;
7. Sid Ahmed, M.A., " Image Processing Theory, Algorithms and Architectures", McGrawHill, 1995.

**UNIT I BASIC LEARNING ALGORITHMS 9**

Biological Neuron – Artificial Neural Model - Types of activation functions – Architecture: Feedforward and Feedback – Learning Process: Error Correction Learning –Memory Based Learning – Hebbian Learning – Competitive Learning - Boltzman Learning – Supervised and Unsupervised Learning – Learning Tasks: Pattern Space – Weight Space – Pattern Association – Pattern Recognition – Function Approximation – Control – Filtering - Beamforming – Memory – Adaptation - Statistical Learning Theory – Single Layer Perceptron – Perceptron Learning Algorithm – Perceptron Convergence Theorem – Least Mean Square Learning Algorithm – Multilayer Perceptron – Back Propagation Algorithm – XOR problem – Limitations of Back Propagation Algorithm.

**UNIT II RADIAL-BASIS FUNCTION NETWORKS AND SUPPORT VECTOR MACHINES RADIAL BASIS FUNCTION NETWORKS: 9**

Cover's Theorem on the Separability of Patterns - Exact Interpolator – Regularization Theory – Generalized Radial Basis Function Networks - Learning in Radial Basis Function Networks - Applications: XOR Problem – Image Classification. Support Vector Machines: Optimal Hyperplane for Linearly Separable Patterns and Nonseparable Patterns – Support Vector Machine for Pattern Recognition – XOR Problem -  $\epsilon$ -insensitive Loss Function – Support Vector Machines for Nonlinear Regression

**UNIT III COMMITTEE MACHINES: 9**

Ensemble Averaging - Boosting – Associative Gaussian Mixture Model – Hierarchical Mixture of Experts Model(HME) – Model Selection using a Standard Decision Tree – A Priori and Postpriori Probabilities – Maximum Likelihood Estimation – Learning Strategies for the HME Model - EM Algorithm – Applications of EM Algorithm to HME Model

**NEURODYNAMICS SYSTEMS:**

Dynamical Systems – Attractors and Stability – Non-linear Dynamical Systems- Lyapunov Stability – Neurodynamical Systems – The Cohen-Grossberg Theorem.

**UNIT IV ATTRACTOR NEURAL NETWORKS: 9**

Associative Learning – Attractor Neural Network Associative Memory – Linear Associative Memory – Hopfield Network – Content Addressable Memory – Strange Attractors and Chaos - Error Performance of Hopfield Networks - Applications of Hopfield Networks – Simulated Annealing – Boltzmann Machine – Bidirectional Associative Memory – BAM Stability Analysis – Error Correction in BAMs - Memory Annihilation of Structured Maps in BAMS – Continuous BAMs – Adaptive BAMs – Applications

**ADAPTIVE RESONANCE THEORY:**

Noise-Saturation Dilemma - Solving Noise-Saturation Dilemma – Recurrent On-center – Off-surround Networks – Building Blocks of Adaptive Resonance – Substrate of Resonance Structural Details of Resonance Model – Adaptive Resonance Theory – Applications



**UNIT V SELF ORGANISING MAPS: 9**  
Self-organizing Map – Maximal Eigenvector Filtering – Sanger’s Rule – Generalized Learning Law – Competitive Learning - Vector Quantization – Mexican Hat Networks - Self-organizing Feature Maps – Applications

**PULSED NEURON MODELS:**  
Spiking Neuron Model – Integrate-and-Fire Neurons – Conductance Based Models – Computing with Spiking Neurons.

**TOTAL: 45 PERIODS**

**REFERENCES:**

1. Satish Kumar, “Neural Networks: A Classroom Approach”, Tata McGraw-Hill Publishing Company Limited, New Delhi, 2004.
2. Simon Haykin, “Neural Networks: A Comprehensive Foundation”, 2ed., Addison Wesley Longman (Singapore) Private Limited, Delhi, 2001.
3. Martin T.Hagan, Howard B. Demuth, and Mark Beale, “Neural Network Design”, Thomson Learning, New Delhi, 2003.
4. James A. Freeman and David M. Skapura, “Neural Networks Algorithms, Applications, and Programming Techniques, Pearson Education (Singapore) Private Limited, Delhi, 2003.

**AP9253**

**ROBOTICS**

**L T P C**  
**3 0 0 3**

**UNIT I INTRODUCTION TO ROBOTICS 9**  
Motion - Potential Function, Road maps, Cell decomposition and Sensor and sensor planning. Kinematics. Forward and Inverse Kinematics - Transformation matrix and DH transformation. Inverse Kinematics - Geometric methods and Algebraic methods. Non-Holonomic constraints.

**UNIT II COMPUTER VISION 9**  
Projection - Optics, Projection on the Image Plane and Radiometry. Image Processing - Connectivity, Images-Gray Scale and Binary Images, Blob Filling, Thresholding, Histogram. Convolution - Digital Convolution and Filtering and Masking Techniques. Edge Detection - Mono and Stereo Vision.

**UNIT III SENSORS AND SENSING DEVICES 9**  
Introduction to various types of sensor. Resistive sensors. Range sensors - Ladar (laser distance and ranging), Sonar, Radar and Infra-red. Introduction to sensing - Light sensing, Heat sensing, Touch sensing and Position sensing.

**UNIT IV ARTIFICIAL INTELLIGENCE 9**  
Uniform Search strategies - Breadth first, Depth first, Depth limited, Iterative and deepening depth first search and Bidirectional search. The A\* algorithm . Planning - State-Space Planning , Plan-Space Planning, Graphplan/SatPlan and their Comparison, Multi-agent planning 1, and Multi-agent planning 2, Probabilistic Reasoning - Bayesian Networks, Decision Trees and Bayes net inference

**UNIT V INTEGRATION TO ROBOT****9**

Building of 4 axis or 6 axis robot - Vision System for pattern detection - Sensors for obstacle detection - AI algorithms for path finding and decision making

**TOTAL: 45 PERIODS****REFERENCES:**

1. Duda, Hart and Stork, Pattern Recognition. Wiley-Interscience, 2000.
2. Mallot, Computational Vision: Information Processing in Perception and Visual Behavior. Cambridge, MA: MIT Press, 2000.
3. Artificial Intelligence-A Modern Approach By Stuart Russell and Peter Norvig, Pearson Education Series in Artificial Intelligence, 2004
4. Fundamentals of Robotics, Analysis and control By Robert Schilling and Craig, Hall of India Private Limied, New Delhi, 2003.
5. Computer Vision, A modern Approach By Forsyth and Ponce, Person Education, 2003.

**VL9211****DSP INTEGRATED CIRCUITS****L T P C  
3 0 0 3****UNIT I DSP INTEGRATED CIRCUITS AND VLSI CIRCUIT TECHNOLOGIES****9**

Standard digital signal processors, Application specific IC's for DSP, DSP systems, DSP system design, Integrated circuit design. MOS transistors, MOS logic, VLSI process technologies, Trends in CMOS technologies.

**UNIT II DIGITAL SIGNAL PROCESSING****9**

Digital signal processing, Sampling of analog signals, Selection of sample frequency, Signal-processing systems, Frequency response, Transfer functions, Signal flow graphs, Filter structures, Adaptive DSP algorithms, DFT-The Discrete Fourier Transform, FFT-The Fast Fourier Transform Algorithm, Image coding, Discrete cosine transforms.

**UNIT III DIGITAL FILTERS AND FINITE WORD LENGTH EFFECTS****9**

FIR filters, FIR filter structures, FIR chips, IIR filters, Specifications of IIR filters, Mapping of analog transfer functions, Mapping of analog filter structures, Multirate systems, Interpolation with an integer factor L, Sampling rate change with a ratio L/M, Multirate filters. Finite word length effects -Parasitic oscillations, Scaling of signal levels, Round-off noise, Measuring round-off noise, Coefficient sensitivity, Sensitivity and noise.

**UNIT IV DSP ARCHITECTURES AND SYNTHESIS OF DSP ARCHITECTURES****9**

DSP system architectures, Standard DSP architecture, Ideal DSP architectures, Multiprocessors and multicomputers, Systolic and Wave front arrays, Shared memory architectures. Mapping of DSP algorithms onto hardware, Implementation based on complex PEs, Shared memory architecture with Bit – serial PEs.







## REFERENCES:

1. Patrick D.T. O'Connor, David Newton and Richard Bromley, Practical Reliability Engineering, Fourth edition, John Wiley & Sons, 2002
2. David J. Klinger, Yoshinao Nakada and Maria A. Menendez, Von Nostrand Reinhold, New York, "AT & T Reliability Manual", 5th Edition, 1998.
3. Gregg K. Hobbs, "Accelerated Reliability Engineering - HALT and HASS", John Wiley & Sons, New York, 2000.
4. Lewis, "Introduction to Reliability Engineering", 2nd Edition, Wiley International, 1996.

**AP9256**

## **ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY IN SYSTEM DESIGN**

**L T P C  
3 0 0 3**

<b>UNIT I</b>	<b>EMI/EMC CONCEPTS</b>	<b>9</b>
EMI-EMC definitions and Units of parameters; Sources and victim of EMI; Conducted and Radiated EMI Emission and Susceptibility; Transient EMI, ESD; Radiation Hazards.		
<b>UNIT II</b>	<b>EMI COUPLING PRINCIPLES</b>	<b>9</b>
Conducted, radiated and transient coupling; Common ground impedance coupling ; Common mode and ground loop coupling ; Differential mode coupling ; Near field cable to cable coupling, cross talk ; Field to cable coupling ; Power mains and Power supply coupling.		
<b>UNIT III</b>	<b>EMI CONTROL TECHNIQUES</b>	<b>9</b>
Shielding, Filtering, Grounding, Bonding, Isolation transformer, Transient suppressors, Cable routing, Signal control.		
<b>UNIT IV</b>	<b>EMC DESIGN OF PCBS</b>	<b>9</b>
Component selection and mounting; PCB trace impedance; Routing; Cross talk control; Power distribution decoupling; Zoning; Grounding; VIAs connection; Terminations.		
<b>UNIT V</b>	<b>EMI MEASUREMENTS AND STANDARDS</b>	<b>9</b>
Open area test site; TEM cell; EMI test shielded chamber and shielded ferrite lined anechoic chamber; Tx /Rx Antennas, Sensors, Injectors / Couplers, and coupling factors; EMI Rx and spectrum analyzer; Civilian standards-CISPR, FCC, IEC, EN; Military standards-MIL461E/462.		

**TOTAL: 45 PERIODS**

## REFERENCES:

1. V.P.Kodali, "Engineering EMC Principles, Measurements and Technologies", IEEE Press, Newyork, 1996.
2. Henry W.Ott., "Noise Reduction Techniques in Electronic Systems", A Wiley Inter Science Publications, John Wiley and Sons, Newyork, 1988.
3. Bernhard Keiser, "Principles of Electromagnetic Compatibility", 3<sup>rd</sup> Ed, Artech house, Norwood, 1986.
4. C.R.Paul, "Introduction to Electromagnetic Compatibility" , John Wiley and Sons, Inc, 1992.
5. Don R.J.White Consultant Incorporate, "Handbook of EMI/EMC" , Vol I-V, 1988.

**UNIT I INTRODUCTION 9**

Review of OSI, TCP/IP; Multiplexing, Modes of Communication, Switching, Routing.  
SONET – DWDM – DSL – ISDN – BISDN, ATM.

**UNIT II MULTIMEDIA NETWORKING APPLICATIONS 9**

Streaming stored Audio and Video – Best effort service – protocols for real time interactive applications – Beyond best effort – scheduling and policing mechanism – integrated services – RSVP- differentiated services.

**UNIT III ADVANCED NETWORKS CONCEPTS 9**

VPN-Remote-Access VPN, site-to-site VPN, Tunneling to PPP, Security in VPN. MPLS- operation, Routing, Tunneling and use of FEC, Traffic Engineering, MPLS based VPN, overlay networks-P2P connections.

**UNIT IV TRAFFIC MODELLING 8**

Little's theorem, Need for modeling , Poisson modeling and its failure, Non- poisson models, Network performance evaluation.

**UNIT V NETWORK SECURITY AND MANAGEMENT 10**

Principles of cryptography – Authentication – integrity – key distribution and certification – Access control and: fire walls – attacks and counter measures – security in many layers. Infrastructure for network management – The internet standard management framework – SMI, MIB, SNMP, Security and administration – ASN.1

**TOTAL:45 PERIODS**

**REFERENCES:**

1. J.F. Kurose & K.W. Ross, "Computer Networking- A top down approach featuring the internet", Pearson, 2<sup>nd</sup> edition, 2003.
2. Walrand .J. Varatya, High performance communication network, Morgan Kauffman – Harcourt Asia Pvt. Ltd. 2<sup>nd</sup> Edition, 2000.
3. LEOM-GarCIA, WIDJAJA, "Communication networks", TMH seventh reprint 2002.
4. Aunurag kumar, D. MAnjunath, Joy kuri, "Communication Networking", Morgan Kaufmann Publishers, 1ed 2004.
5. Hersent Gurle & petit, "IP Telephony, packet Pored Multimedia communication Systems", Pearson education 2003.
6. Fred Halsall and Lingana Gouda Kulkarni, "Computer Networking and the Internet" fifth edition, Pearson education
7. Nader F.Mir ,Computer and Communication Networks, first edition.
8. Larry I.Peterson & Bruce S.David, "Computer Networks: A System Approach"- 1996

**UNIT I CMOS PHYSICS, TRANSCEIVER SPECIFICATIONS AND ARCHITECTURES****9**

CMOS: Introduction to MOSFET Physics – Noise: Thermal, shot, flicker, popcorn noise  
 Transceiver Specifications: Two port Noise theory, Noise Figure, THD, IP2, IP3, Sensitivity, SFDR, Phase noise - Specification distribution over a communication link  
 Transceiver Architectures: Receiver: Homodyne, Heterodyne, Image reject, Low IF Architectures – Transmitter: Direct upconversion, Two step upconversion

**UNIT II IMPEDANCE MATCHING AND AMPLIFIERS****9**

S-parameters with Smith chart – Passive IC components - Impedance matching networks Amplifiers: Common Gate, Common Source Amplifiers – OC Time constants in bandwidth estimation and enhancement – High frequency amplifier design  
 Low Noise Amplifiers: Power match and Noise match – Single ended and Differential LNAs – Terminated with Resistors and Source Degeneration LNAs.

**UNIT III FEEDBACK SYSTEMS AND POWER AMPLIFIERS****9**

Feedback Systems: Stability of feedback systems: Gain and phase margin, Root-locus techniques – Time and Frequency domain considerations – Compensation  
 Power Amplifiers: General model – Class A, AB, B, C, D, E and F amplifiers – Linearisation Techniques – Efficiency boosting techniques – ACPR metric – Design considerations

**UNIT IV PLL AND FREQUENCY SYNTHESIZERS****9**

PLL: Linearised Model – Noise properties – Phase detectors – Loop filters and Charge pumps Frequency Synthesizers: Integer-N frequency synthesizers – Direct Digital Frequency synthesizers

**UNIT V MIXERS AND OSCILLATORS****9**

Mixer: characteristics – Non-linear based mixers: Quadratic mixers – Multiplier based mixers: Single balanced and double balanced mixers – subsampling mixers  
 Oscillators: Describing Functions, Colpitts oscillators – Resonators – Tuned Oscillators – Negative resistance oscillators – Phase noise

**TOTAL: 45 PERIODS****TEXT BOOKS:**

1. T.Lee, "Design of CMOS RF Integrated Circuits", Cambridge, 2004
2. B.Razavi, "RF Microelectronics", Pearson Education, 1997
3. Jan Crols, Michiel Steyaert, "CMOS Wireless Transceiver Design", Kluwer Academic Publishers, 1997
4. B.Razavi, "Design of Analog CMOS Integrated Circuits", McGraw Hill, 2001.





**UNIT I INTRODUCTION TO DSP SYSTEMS, PIPELINING AND PARALLEL PROCESSING OF FIR FILTERS 9**

Introduction to DSP systems – Typical DSP algorithms, Data flow and Dependence graphs - critical path, Loop bound, iteration bound, Longest path matrix algorithm, Pipelining and Parallel processing of FIR filters, Pipelining and Parallel processing for low power.

**UNIT II RETIMING, ALGORITHMIC STRENGTH REDUCTION 9**

Retiming – definitions and properties, Unfolding – an algorithm for unfolding, properties of unfolding, sample period reduction and parallel processing application, Algorithmic strength reduction in filters and transforms – 2-parallel FIR filter, 2-parallel fast FIR filter, DCT architecture, rank-order filters, Odd-Even merge-sort architecture, parallel rank-order filters.

**UNIT III FAST CONVOLUTION, PIPELINING AND PARALLEL PROCESSING OF IIR FILTERS 9**

Fast convolution – Cook-Toom algorithm, modified Cook-Toom algorithm, Pipelined and parallel recursive filters – Look-Ahead pipelining in first-order IIR filters, Look-Ahead pipelining with power-of-2 decomposition, Clustered look-ahead pipelining, Parallel processing of IIR filters, combined pipelining and parallel processing of IIR filters.

**UNIT IV SCALING, ROUND-OFF NOISE, BIT-LEVEL ARITHMETIC ARCHITECTURES 9**

Scaling and round-off noise – scaling operation, round-off noise, state variable description of digital filters, scaling and round-off noise computation, round-off noise in pipelined IIR filters, Bit-level arithmetic architectures – parallel multipliers with sign extension, parallel carry-ripple and carry-save multipliers, Design of Lyon's bit-serial multipliers using Horner's rule, bit-serial FIR filter, CSD representation, CSD multiplication using Horner's rule for precision improvement, Distributed Arithmetic fundamentals and FIR filters

**UNIT V NUMERICAL STRENGTH REDUCTION, SYNCHRONOUS, WAVE AND ASYNCHRONOUS PIPELINING 9**

Numerical strength reduction – subexpression elimination, multiple constant multiplication, iterative matching, synchronous pipelining and clocking styles, clock skew in edge-triggered single phase clocking, two-phase clocking, wave pipelining. Asynchronous pipelining bundled data versus dual rail protocol.

**TOTAL : 45 PERIODS****REFERENCES:**

1. Keshab K. Parhi, "VLSI Digital Signal Processing Systems, Design and implementation", Wiley, Interscience, 2007.
2. U. Meyer – Baese, "Digital Signal Processing with Field Programmable Gate Arrays", Springer, Second Edition, 2004

**UNIT I BASIC CMOS CIRCUIT TECHNIQUES, CONTINUOUS TIME AND LOW-VOLTAGE SIGNAL PROCESSING 9**

Mixed-Signal VLSI Chips-Basic CMOS Circuits-Basic Gain Stage-Gain Boosting Techniques-Super MOS Transistor- Primitive Analog Cells-Linear Voltage-Current Converters-MOS Multipliers and Resistors-CMOS, Bipolar and Low-Voltage BiCMOS Op-Amp Design-Instrumentation Amplifier Design-Low Voltage Filters.

**UNIT II BASIC BICMOS CIRCUIT TECHNIQUES, CURRENT -MODE SIGNAL PROCESSING AND NEURAL INFORMATION PROCESSING 9**

Continuous-Time Signal Processing-Sampled-Data Signal Processing-Switched-Current Data Converters-Practical Considerations in SI Circuits Biologically-Inspired Neural Networks - Floating - Gate, Low-Power Neural Networks-CMOS Technology and Models-Design Methodology-Networks-Contrast Sensitive Silicon Retina.

**UNIT III SAMPLED-DATA ANALOG FILTERS, OVER SAMPLED A/D CONVERTERS AND ANALOG INTEGRATED SENSORS 9**

First-order and Second SC Circuits-Bilinear Transformation - Cascade Design-Switched-Capacitor Ladder Filter-Synthesis of Switched-Current Filter- Nyquist rate A/D Converters-Modulators for Over sampled A/D Conversion-First and Second Order and Multibit Sigma-Delta Modulators-Interpolative Modulators –Cascaded Architecture-Decimation Filters-mechanical, Thermal, Humidity and Magnetic Sensors-Sensor Interfaces.

**UNIT IV DESIGN FOR TESTABILITY AND ANALOG VLSI INTERCONNECTS 9**

Fault modelling and Simulation - Testability-Analysis Technique-Ad Hoc Methods and General Guidelines-Scan Techniques-Boundary Scan-Built-in Self Test-Analog Test Buses-Design for Electron -Beam Testability-Physics of Interconnects in VLSI-Scaling of Interconnects-A Model for Estimating Wiring Density-A Configurable Architecture for Prototyping Analog Circuits.

**UNIT V STATISTICAL MODELING AND SIMULATION, ANALOG COMPUTER-AIDED DESIGN AND ANALOG AND MIXED ANALOG-DIGITAL LAYOUT 9**

Review of Statistical Concepts - Statistical Device Modeling- Statistical Circuit Simulation-Automation Analog Circuit Design-automatic Analog Layout-CMOS Transistor Layout-Resistor Layout-Capacitor Layout-Analog Cell Layout-Mixed Analog -Digital Layout.

**TOTAL : 45 PERIODS****REFERENCES:**

1. Mohammed Ismail, Terri Fiez, "Analog VLSI signal and Information Processing ", McGraw-Hill International Editons, 1994.
2. Malcom R.Haskard, Lan C.May, "Analog VLSI Design - NMOS and CMOS ", Prentice Hall, 1998.
3. Randall L Geiger, Phillip E. Allen, " Noel K.Strader, VLSI Design Techniques for Analog and Digital Circuits ", Mc Graw Hill International Company, 1990.
4. Jose E.France, Yannis Tsividis, "Design of Analog-Digital VLSI Circuits for Telecommunication and signal Processing ", Prentice Hall, 1994

**VL9221**

**CAD FOR VLSI CIRCUITS**

**L T P C**

**3 0 0 3**

**UNIT I VLSI DESIGN METHODOLOGIES 9**

Introduction to VLSI Design methodologies - Review of Data structures and algorithms - Review of VLSI Design automation tools - Algorithmic Graph Theory and Computational Complexity - Tractable and Intractable problems - general purpose methods for combinatorial optimization.

**UNIT II DESIGN RULES 9**

Layout Compaction - Design rules - problem formulation - algorithms for constraint graph compaction - placement and partitioning - Circuit representation - Placement algorithms - partitioning

**UNIT III FLOOR PLANNING 9**

Floor planning concepts - shape functions and floorplan sizing - Types of local routing problems - Area routing - channel routing - global routing - algorithms for global routing.

**UNIT IV SIMULATION 9**

Simulation - Gate-level modeling and simulation - Switch-level modeling and simulation - Combinational Logic Synthesis - Binary Decision Diagrams - Two Level Logic Synthesis.

**UNIT V MODELLING AND SYNTHESIS 9**

High level Synthesis - Hardware models - Internal representation - Allocation - assignment and scheduling - Simple scheduling algorithm - Assignment problem - High level transformations.

**TOTAL: 45 PERIODS**

**REFERENCES :**

1. S.H. Gerez, "Algorithms for VLSI Design Automation", John Wiley & Sons, 2002.
2. N.A. Sherwani, "Algorithms for VLSI Physical Design Automation", Kluwer Academic Publishers, 2002.

**AP9259**

**HARDWARE SOFTWARE CO-DESIGN**

**L T P C**

**3 0 0 3**

**UNIT I SYSTEM SPECIFICATION AND MODELLING 9**

Embedded Systems , Hardware/Software Co-Design , Co-Design for System Specification and Modelling , Co-Design for Heterogeneous Implementation - Processor Synthesis , Single-Processor Architectures with one ASIC , Single-Processor Architectures with many ASICs, Multi-Processor Architectures , Comparison of Co-Design Approaches , Models of Computation ,Requirements for Embedded System Specification .

